IBM announces PowerXCell 8i, QS22 blade server

Tuesday 13th May 2008, 11:23:00 PM, written by Carl Bender

IBM today made formal the announcement of an HPC-targeted variant of the Cell B.E. processor, given the name PowerXCell 8i. Featuring re-engineered SPEs with enhanced dual-precision performance and improved memory addressability, the processor is capable of ~102 DP GFlops and support for up to 16GB of DDR2 memory at ~25GB/s. Originally described at the Cool Chips conference in April of 2007, the PowerXCell 8i is the processor IBM will use as the workhorse in a heterogeneous setup powering the Los Alamos National Laboratory's Roadrunner supercomputer, expected to be the world's fastest when it debuts later this year. Having undergone cost/benefit trials since the original project announcement back in September 2006, by late last year Los Alamos scientists had succeeded in improving key algorithm performance (molecular dynamics, radiation transport, plasma behavior) by a six-fold average through the use of the Opteron/Cell compute nodes vs Opteron-based nodes alone.

Following its successful test period with the Department of Energy, the PowerXCell 8i will become available commercially next month through IBM's newly announced BladeCenter QS22, a blade-based solution rated at 217 GFlops of DP performance in a single-slot form factor. With over fifty customers presently migrating code to the QS22, IBM sees an opportunity in a market niche it estimates is worth roughly $8-10 billion. The PowerXCell 8i will be aimed at seven industries where the architecture is particularly well suited for HPC performance gains, including: Aerospace/defense, Health care/life sciences, Petroleum exploration, Financial, Digital media, Electronics, and Government. In addition to the architectural refinements of the new Cell, IBM has continued work on the software and tools, allowing the QS22 to function in an increasingly transparent fashion inside of heterogeneous BladeCenter environments. Through the development of new API/library functionality, customers are able to take advantage of QS22-accelerated code vectorization on low-hanging fruit (such as Monte Carlo) without the need to make significant alterations to the original x86 or POWER code.

Developed as an offshoot of the Cell partnership with Sony and Toshiba, IBM has indicated that in the future, high-volume/performance-intensive applications such as game systems are likely to continue as the point of origination for new high-performance architectures. It can be expected that to some extent the eventual STI Cell '2' will reflect IBM's design gambit in a post-Larrabee/GPGPU computing world, the massively parallel space in which Cell v1.0 itself was an early player.



Discuss on the forums

Tagging

±


Latest Thread Comments (2 total)
Posted by Megadrive1988 on Monday, 19-May-08 22:23:26 UTC
Quoting B3D News
IBM today made formal the announcement of an HPC-targeted variant of the Cell B.E. processor, given the name PowerXCell 8i. Featuring re-engineered SPEs with enhanced dual-precision performance and improved memory addressability, the processor is capable of ~102 DP GFlops and addressing up to...

Read the full news item (http://www.beyond3d.com/content/news/640)


Nice. Though This cannot be concidered "CELL 2" or next-gen CELL. It's merely an updated current-gen CELL optimized for DP.

Posted by Carl B on Monday, 19-May-08 23:43:14 UTC
Well right, the last paragraph alludes to as much.


Add your comment in the forums

Related News

Diving into Anti-Aliasing
RWT explores Haswell's eDRAM for graphics
ATI shoots a Bolt through its GPU compute stack
AMD releases CodeXL 1.0
Travelling in Style: Beyond3D's C++ AMP contest
Analysis of Ivy Bridge Graphics Architecture at RWT
RWT analyzes Kepler's architecture
Nvidia 680 GTX (Kepler) Released
Microsoft Releases C++ AMP Open Specification
Nvidia's 2x Guaranteed Program