Intel SSE4 instruction to improve CPU-GPU communication

Wednesday 23rd May 2007, 03:03:00 PM, written by Geo

The folks at ExtremeTech are reporting that at a lunch with Penryn architect Stephen Fischer, the Intelite revealed that a new SSE4 instruction will improve the read buffer performance between CPU and GPU by a factor of eight. Fischer noted the high-priority pathway would bypass the usual caching and "opens the door to new areas of collaboration between CPU and GPU".

NVIDIA's Kevin Krewell, also at the presentation, positioned the development as good for discrete GPU makers, "as it enhances the interfaces between the CPU and the GPU". Intel graphics watchers, a more bullish market all the time, will now feverishly try to slot this new development into their theories of where the CPU giant is headed with their GPU plans.

Discuss on the forums

intel ± SSE4, graphics

RWT explores Haswell's eDRAM for graphics
RWT: An Updated Look at Intel's Quick Path Interconnect
32nm sixsome over at RealWorldTech
Intel Core i3 and i5 processors launched
Analysis: Intel-TSMC announcement more complex than reported
Intel and TSMC join forces to further Atom
Fudzilla: Intel 45nm Havendale MCM replaced by 32nm+45nm MCM
Intel announce Core i7 processors, reviews show up
Intel's Aaron Coday talks to Develop about Larrabee
Larrabee to also be presented at Hot Chips